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Abstract—A new accurate voltage-programmed pixel circuit
for active matrix organic light-emitting diode (AMOLED) dis-
plays is presented. Composed of three TFTs and one storage
capacitor, the proposed pixel circuit is implemented both in a-Si
and a-IGZO TFT technologies for the same pixel size for fair
comparison. The simulation result for the a-Si-based design shows
that, during a programming time of 90µs, the pixel circuit was
able to compensate for a 3V threshold voltage (Vth) shift of the
drive TFT with almost no error. In contrast, the a-IGZO-based
pixel circuit, has a larger current error (of around 8%), despite
its proven three-fold higher speed.
Index Terms—active-matrix organic light-emitting diode
(AMOLED), amorphous silicon (a-Si), oxide thin-film transistor
(TFT), compensation.
I. INTRODUCTION
OWNING to their competitive advantages over the ubiqui-tous liquid crystal display (LCD), organic light-emitting
diode (OLED) displays, integrated with thin film transistor
(TFT) technology, have generated considerable interest in
recent years. The process of compensation for the threshold
voltage shift as an intrinsic property of the TFT, differenti-
ates the driving scheme of active matrix OLED (AMOLED)
display from its LCD counterpart.
Among various technologies to implement TFT backplanes,
there is amorphous silicon (a-Si), low-temperature polycrys-
talline silicon (LTPS) and amorphous indium gallium zinc
oxide (a-IGZO). LTPS offers higher mobility and generally
lower parasitic capacitance compared to IGZO depending on
device structure [1]. However, it suffers from short range
mismatch due to grain boundaries. The fabrication process
is more costly especially when it comes to large area scaling
due to the more complex processing. IGZO technology, which
belongs to the general category of metal-oxide semiconductor,
offers a carrier mobility of at least 15 times higher compared to
the silicon-based technology [2]. This and the low temperature
fabrication process1 (enabling flexible displays) as well as
higher stability of threshold voltage shift under positive gate-
bias stress [3] have made this new technology very attractive
for implementing circuits, including image capture [4], in
AMOLED displays.
It is well known that the threshold voltage shift has a
direct impact on ciruit performance. For example, consider
the simple 2−TFT pixel circuit shown in Fig. 1. The data line
provides the required programming voltage for the drive TFT,
1Mainly because the deposition method that is used for fabricating a-IGZO
TFTs is Physical Vapour Deposition (PVD) rather than Chemical Vapour
Deposition (CVD).
Vdata
scan
S1 Cs
T1
VDD
OLED
Fig. 1: A simple structure for AMOLED pixel.
while the scan line determines the running state of the switch
TFT, i.e. ON or OFF. The voltage stored on Cs is converted to
a current by T1, which passes through the OLED. Due to the
voltage shift in Vth of T1, this simple circuit cannot be used
as a practical pixel configuration to drive the OLED, because
the current and thus the luminance of the OLED degrades for
a specific data voltage over time. Since this shifting process
of the threshold voltage of a TFT under gate-source stress
is not accurately predictable, and circuit designers have been
persuaded to propose diverse techniques to compensate for the
aforementioned instability of the AMOLED pixel circuits and
stabilize the OLED luminance [5].
Among the different methods proposed for Vth compensa-
tion, the voltage-programming based drive scheme [5-9] has
attracted considerable attention in view of its advantages such
as faster settling time. In essence, in all voltage-programming
schemes, a storage capacitor (Cs) is precharged to a desired
voltage, and during the compensation period, it discharges
through a diode-connected TFT (drive TFT, T1) until its
voltage reaches the threshold voltage, as illustrated in Fig.
2. At this time, T1 goes OFF and Cs stops discharging. After
that, the data voltage (Vdata) is added to the voltage across Cs,
making the gate-source voltage of T1 Vdata + Vth. Supposing
T1 is in the saturation region, the current through T1 would
be independent of Vth and is given by
IOLED =
1
2
K(Vg − Vth)2
=
1
2
K(Vdata + Vth − Vth)2
=
1
2
KV 2data,
(1)
where
K = µFETCi
W
L
, (2)
and µFET, Ci, W , and L are field effect mobility, gate insulator
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Fig. 2: Compensation phase of a voltage-programmed pixel
circuit.
capacitance, channel width, and channel length, respectively.
This very simple method is, however, flawed in some respects:
First and foremost, the time constant of the circuit is deter-
mined by the transconductance (gm) of the drive TFT, the
value of which depends on the voltage of the top plate of the
capacitor (which is the voltage of the gate (drain) of the drive
TFT). As this voltage degrades, gm also reduces, making the
circuit very slow to reach the desired Vth. The final overdrive
voltage of the drive TFT can be obtained as [10]
Vov =
VC0 − Vth
(VC0 − Vth) K2Cs tc + 1
(3)
where VC0 is the initial voltage of the capacitor, and tc is the
compensation time.
Second, even when VC reaches Vth, due to the subthreshold
current, it still keeps decreasing, making it impossible to
accurately measure the threshold voltage.
A new method of compensation was devised in [11] that
yielded a fast, accurate pixel circuit. This was not however
at the expense of circuit complexity. In this work, we adopt
the same methodology, but with a reduced complexity circuit.
The circuit has one less TFT, one less capacitor, and one less
control line. An analytical description of the functionality of
the compensation approach is also presented.
II. ANALYSIS OF THE PROPOSED VTH COMPENSATION
METHOD
Fig. 3 shows the concept of the new driving scheme. The
circuit consists of a capacitor (C1) which is connected to
the drain of the drive TFT (T1) (Fig. 3(a)). If we precharge
C1 to a voltage, say VC0, and apply an arbitrary voltage
function to the gate of T1 (Fig. 3(b)) for a definite time
(from t = 0 to t = t1), C1 starts discharging until the
gate voltage becomes zero. Now, assume that the threshold
voltage of T1 shifts (to a more positive one). If the gate
voltage function remains unchanged, T1 experiences a smaller
gate-source voltage during the discharging interval. Hence, the
current which causes C1 to discharge is now smaller, resulting
in a larger final voltage stored on the top plate of C1 (VC(t1)).
To summarize, we can state that, as the threshold voltage
of T1 shifts, the final voltage stored across C1 increases. This
is the principle of the proposed Vth compensation technique.
In the proposed circuit, the applied voltage is a constant
equalling Vg0. In order to work out the final voltage of C1
at the end of the discharging interval, we assume the initial
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Fig. 3: (a) Circuit core that compensates for Vth (b) applied
gate voltage (c) voltage across the capacitor.
voltage of the capacitor to be VC0. Now, from the simple
square-law characteristic of a field-effect transistor, which is
I =
1
2
K(Vg0 − Vth)2, (4)
and the current-voltage relation for a linear capacitor, which
is
i = C
4V
4t , (5)
the final voltage of C1 is readily derived and is given by
VC(t1) = VC0 − K
2C1
(Vg0 − Vth)2 t1. (6)
If Vth0 is the initial threshold voltage of T1, and ∆Vth0 is the
threshold voltage shift, (6) can be rewritten as
VC(t1) = VC0 − K
2C1
(Vg0 − Vth0 −∆Vth)2 t1. (7)
Expanding the above equation, we have
VC(t1) =
[
VC0 − K
2C1
(Vg0 − Vth0)2 t1
]
+
Kt1
2C1
[
2 (Vg0 − Vth0) ∆Vth −∆V 2th
]
.
(8)
The first group of terms in (8) is independent of ∆Vth. We
name it Vind. Following (8), and by adding the data voltage,
Vdata, to VC(t1), the current through the OLED is then given
by
IOLED =
1
2
K(Vdata + Vind
+
Kt1
2C1
[
2 (Vg0 − Vth0) ∆Vth −∆V 2th
]− Vth)2
=
1
2
K(Vdata + Vind − Vth0
+
Kt1
2C1
[
2 (Vg0 − Vth0) ∆Vth −∆V 2th
]−∆Vth)2.
(9)
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Fig. 4: The profile of the error voltage during OLED compen-
sation in the proposed pixel circuit.
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Fig. 5: The profile of the error voltage during OLED compen-
sation in the conventional pixel circuit.
The Vth−dependent terms in (9) need to be minimized within
a defined range of Vth shift to reach an optimum point for the
current error of the OLED. Typical values for K and Vth0 for an
a-Si TFT with W/L = 10µm/10µm (used in the simulations)
are close to 16nA/V 2 and 2V , respectively. The optimization
is conducted for 0 < ∆Vth < 3V and C1 and Vg0 are chosen as
1pF and 20V , respectively. The profile of the Vth−dependent
terms (error voltage), i.e.
f (t1,∆Vth) =
Kt1
2C1
[
2 (Vg0 − Vth0) ∆Vth −∆V 2th
]−∆Vth,
(10)
is numerically analysed and plotted in Fig. 4. As can be seen,
the error voltage is approximately zero around t1 = 3.5µs.
For sake of comparison, the error voltage in (3), which is the
second term, is also plotted in Fig. 5. A similar simulation
demonstrates that in order to reach an error comparable with
that of the proposed circuit, tc must be in the order of 1ms,
while the maximum programming time budget is around 70µs
in QVGA displays and less than 45µs in XVGA ones [10].
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Fig. 6: Proposed pixel circuit for Vth compensation.
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Fig. 7: Timing diagram for the various lines for the a-Si circuit.
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Fig. 8: Timing diagram for the various lines for the a-IGZO
circuit.
III. CIRCUIT IMPLEMENTATION IN a-Si and a-IGZO
Technologies
In this section, the programming process of the proposed
pixel circuit is analysed in two thin film technlogies: a-Si
TFT and a-IGZO TFT. To have a fair comparison, we should
assume the same size of the pixel for both implementations.
This in particular means equal sizes of the drive TFT, the
switches and the storage as well as the OLED capacitor. Fig.
6 shows the structure of the circuit. As can be seen, it is
composed of three TFTs and one capacitor. Vdata provides the
data voltage, and VDD, VSS, scan1, and scan2 are the control-
ling lines. Fig. 7 and Fig. 8 demonstrate the driving sequence
of the pixel using a-Si and a-IGZO TFTs, respectively. The
driving sequence divided into five main phases which will be
elaborated in the following.
4A. Driving Sequence
In the first phase, i.e. the initialization phase, scan1, scan2
and VDD are high, high, and low, respectively. VSS is also high,
making T1 OFF. Since the voltage of the cathode in the OLED
is greater than that of the anode, the OLED is reversed-bias
and acts as a capacitor COLED2, similar to C1 in Fig. 3. At this
time, Vdata is set to a constant voltage (initializing), precharging
vd and the top plate of Cs through the two switches S1 and
S2.
In the second phase, i.e. the compensation phase, scan1 and
scan2 are low and high respectively. VDD turns back to its
maximum, introducing a jump on node vd via the floating
OLED capacitor COLED. This causes vd to reach a relatively
high voltage. While Vdata remains unchanged 3, VSS is pulled
down, turning the drive TFT T1 ON. As a result of that, COLED
starts discharging through T1 with a constant rate for a period
of tcomp. Here, tcomp should be chosen appropriately to reach
a minimum error, as will be discussed below.
In the third phase, i.e. the programming phase, scan1, scan2,
VDD are low, high, and high, respectively. Pulling VSS up,
T1 turns off and COLED stops discharging. Assuming a total
compensation time of tcomp and according to (8), the final
voltage of the bottom plate of COLED (vd) can be written as
Vd = Vind +
Ktcomp
2COLED
[
2 (Vdata2 − Vth0) ∆Vth −∆V 2th
]
, (11)
where Vg0 in (9) is replaced by Vdata2, and represents the value
of Vdata in the second phase.
Simultaneously, the data voltage (Vdata) is also applied to
the top plate of Cs via S2.
The fourth phase, i.e. the charge sharing phase, starts with
pulling scan1 up and scan2 down. Doing so, the bottom
plate of COLED connects to the top plate of Cs and a charge
sharing occurs. The final voltage of the top plates after settling
depends on the ratio of the two capacitors. Assuming a ratio
of Cs/COLED = α and according to (11), this voltage would
be
Vg =
α
α+ 1
Vdata
+
1
α+ 1
(Vind +
Ktcomp
2COLED
[
2 (Vdata2 − Vth0) ∆Vth −∆V 2th
]
).
(12)
At this time, since the overall voltage across COLED decreases
(especially for smaller Vdatas), the OLED may enter the
forward-bias regime and it no longer acts as a capacitor. To
avoid this to happen, we reduce VDD in the beginning of the
phase.
In the final phase, i.e. the driving phase, scan1 and scan2
are low, and VDD returns to its default value, and VSS is pulled
down. A current proportional to the voltage of Cs, which is
2From [12] a typical value for this capacitance is 200−400pF/mm2. An
area of 500µm2 for the OLED would result to an OLED capacitor of 1pF .
3Vdata can change here to a different value of that in phase 1, but, for
whatever Vdata in either phases, one should make sure that the drive transistor
T1 always remains in the saturation region, i.e. VD1 > VG1 − Vth1, where
VD1, VG1 and Vth1 are the drain voltage, the gate voltage and the threshold
voltage of T1.
given by (12), passes through the OLED, i.e,
IOLED =
1
2
K(Vg − Vth)2
=
1
2
K(
α
1 + α
Vdata +
1
1 + α
(Vind +
Ktcomp
2COLED[
2 (Vdata2 − Vth0) ∆Vth −∆V 2th
]
)− Vth)2
=
1
2
K(
α
1 + α
Vdata +
1
1 + α
(Vind +
Ktcomp
2COLED[
2 (Vdata2 − Vth0) ∆Vth −∆V 2th
]
)−∆Vth − Vth0)2.
(13)
As can be seen, there is an undesirable Vth−dependent term
(the error) in (11), which is
Verror =
1
1 + α
(
Ktcomp
2COLED
[
2 (Vdata2 − Vth0) ∆Vth −∆V 2th
]
)
−∆Vth.
(14)
This is a parabolic curve with respect to ∆Vth. Assuming 0 <
∆Vth < ∆Vth,max, the maximum (absolute) voltage error occurs
either at the peak (vertex) of the curve or at the edge of the
definition range (where ∆Vth = ∆Vth,max). To reach a minima
for the error, the larger one of the two should be minimized,
and this proves to be where the error values at these two points
are equal. Based on this, we derive the optimum value for the
compensation time as
tcomp,opt =
Cs + COLED
K
[
Vdata2 − Vth0 − (
√
2− 1)∆Vth,max
] (15)
and the maximum voltage error as
Verror,max =
(3− 2√2)∆V 2th,max
2
[
Vdata2 − Vth0 − (
√
2− 1)∆Vth,max
] (16)
Therefore, the error is totally determined by the gate voltage
during the second phase Vdata2 (or equivalently the overdrive
voltage Vov = Vdata2 − Vth) and the maximum Vth shift
(∆Vth,max). For Vth0 = 2V , this maximum error is plotted
in Fig. (9) as a function of the overdrive voltage during
the compensation phase. As can be seen, for large overdrive
voltages, the error is very small and negligible.
We can use (15) to calculate an approximation4 for tcomp.
We can alternatively perform the procedure in section II (and
related to Fig. 4) to calculate the optimum compensation time.
The most accurate method, however, is to use a trial-and-
error approach through simulation with the real circuit models.
Using the extracted model parameters of an a-Si TFT and for
an OLED capacitor of COLED = 1pF and α between 0.5 and
1, this optimum time as well as the corresponding current
error is obtained and plotted in Fig. 10. The same trend can
be followed for an a-IGZO TFT.
B. Driving/Circuit Discrepancies in the Two Technologies
The phases and their driving sequence are exactly the same
for both circuits implemented in a-Si and a-IGZO technolo-
gies. As such, if we simply get the signaling of the circuit in
4This is indeed an apprpximate value because all the secondary effects,
e.g. the channel length modulation, as well as the junction and parasitic
capacitances of the drive TFT are neglected.
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one technology (as it is) and apply it to the circuit implemented
in the other technology, it will work, probably with a different
rate of error. In order to adjust the error to its minimum, we
need to make some modifications in both the circuit parameters
and the timings of the waveform itself. What we should do first
is to choose proper sizes for the TFTs. As already mentioned,
we choose the same size for all the constituent components of
the two circuit implementations in the two technologies. As
for the drive TFT, the aspect ratio is chosen to provide enough
driving current for the OLED. This sets the lower limit. The
upper size limit, however, is imposed by any inaccuracy in the
time setting during the compensation phase. A timing error
can occur because of the driving circuits themselves or as a
result of different interconnect-associated delays of different
pixels over the display area. Assuming a maximum timing
error of ∆t, the voltage deviation during the compensation
phase would be
∆Vc =
K
Cs
V 2ov∆t. (17)
Thus, a large K would be followed with a large voltage error.
The same conclusion can be drawn with regard to Vov during
the compensation phase. This too, puts a limit on choosing
TABLE I: Parameters of the circuit.
Value
Parameter a-Si a-IGZO
T1 W/L=10µm/10µm W/L=10µm/10µm
S1 W/L=20µm/10µm W/L=20µm/10µm
S2 W/L=20µm/10µm W/L=20µm/10µm
Cs 1pF 1pF
Vdata 0V∼20V 0V∼13V
scan1 0V/30V 0V/20V
scan2 0V/30V 0V/20V
VDD 0V/10V/20V 0V/20V
VSS 0V/30V 0V/20V
TABLE II: Summery of model parameters.
Value
Parameter a-Si a-IGZO
Equivalent field effect mobility (µFET) 1.2cm2V −1s−1 15cm2V −1s−1
Sub-threshold slope (Sf0) 0.5V/dec 0.25V/dec
Reference OFF current (Ioff0) 5pA 1pA
Normalized contact resistance (RcW ) 1000Ω− cm 100Ω− cm
Threshold voltage (Vth) 2V 2V
Normalized overlap capacitance5 8pF/cm 8pF/cm
Normalized gate insulator capacitance 20nF/cm2 20nF/cm2
an appropriate value for Vdata2, which is in trade-off with the
maximum voltage error in (16).
For the switches, the limited size of the pixel does not
allow us to incorporate large sizes to have better conductivity
and higher speed. The pedestal error (clock feedthrough and
charge injection) is another factor that needs to be taken into
consideration in choosing the switch size. Due to very low ON
resistance of the a-Si transistors, a higher driving voltage of
30V is chosen to have a reasonable settling time. Apart from
that, since the maximum data voltage for a-Si implementation
is 20V (to have the same maximum OLED current as the a-
IGZO implementation), the gate voltage of switch S2 must
be sufficiently larger than 20V to allow a low enough switch
resistance.
Another discrepancy between the two technologies arises
during the forth phase when VDD needs to drop to a lower
voltage. As can be seen in Fig. (7), after the third phase,
VDD is pulled down to a mid-level and not to the ground.
Otherwise, the final voltage stored on Cs, which then provides
the overdrive biasing voltage of T1, would be too small that
cannot supply a reasonably large enough current to drive the
OLED. Due to almost one order of magnitude higher mobility
of an a-IGZO TFT, this need not be done for the other circuit,
thus giving us the advantage of employing a two-level supply
voltage rather than a three-level one.
IV. SIMULATION RESULTS
The proposed pixel circuit with parameters listed in Table
I has been implemented with both a-Si and a-IGZO TFTs,
and simulated with Verilog-AMS extracted model based on
real measurement data [13-16]. A list of important parameters
used in the models is summarized in Table II.
A sample transient waveform of the drain and gate voltage
of the drive a-Si TFT is illustrated in Fig. 11. The waveforms
5An overlap of 1µm on drain and source sides for the minimum gate length
of 10µm is assumed.
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Fig. 12: Measured current error as a function of the threshold
voltage shift in the drive TFT.
are similar for a-IGZO model. The total programming times
are 91µs and 26µs for the a-Si and the a-IGZO implemen-
tation, respectively. Fig. 12 shows the current error for a 3V
shift in the threshold voltage of T1 as well as the relative
error in a conventional 2−TFT pixel (Fig. (1)) with the same
size of the drive and the switch TFTs used in the proposed
circuit. As can be seen, the maximum error is almost zero
for the a-Si circuit, while this is around 8% for the a-IGZO
implementation. The larger error of a-IGZO circuit is because
of the low value of overdrive voltage during the compensation
phase (Vov = 5V ). A larger value, as explained in section
III(B), would result in high susceptibility to any timing error
of the pixel. The overdrive voltage for a-Si circuit during the
compensation period is 14V. The profiles of the OLED current
versus Vdata are also depicted in Fig. 13 and Fig. 14.
V. CONCLUSION
A pixel circuit comprising three TFTs and one capacitor
(3T1C), controlled by two scan lines is presented. For maintain
fair comparison, identical component sizes is chosen for the
two circuits in two different technologies of the same pixel
area. The simulation results using established VerilogA models
show that the maximum non-uniformity in the OLED current
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Fig. 13: OLED current as a function of Vdata (a-Si implemen-
tation).
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mentation).
is near zero for the a-Si implementation when experiencing a
3V shif of the threshold voltage. The a-IGZO circuit, however,
shows an error of around 8% while being 3.5 times faster than
its equivalent a-Si circuit. This demonstrates that the accuracy-
speed trade-off of transistor-based circuits holds here as well.
Compared to the 2-TFT pixel, the circuit presented here
requires an additional TFT and scan line. As such, the circuit
would not impose restrictions on pixel size, although the
requirements on driving sequence including switching power
lines may require a custom driver. The pixel layout needs to
be optimized so as to accommodate the size of the OLED
capacitor, which is crucial in determining the compensation
time.
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